Graphene has attracted considerable interest as a potential new electronic material [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] . With its high carrier mobility, graphene is of particular interest for ultrahigh-speed radio-frequency electronics [12] [13] [14] [15] [16] [17] [18] . However, conventional device fabrication processes cannot readily be applied to produce high-speed graphene transistors because they often introduce significant defects into the monolayer of carbon lattices and severely degrade the device performance [19] [20] [21] . Here we report an approach to the fabrication of high-speed graphene transistors with a self-aligned nanowire gate to prevent such degradation. A Co 2 Si-Al 2 O 3 core-shell nanowire is used as the gate, with the source and drain electrodes defined through a self-alignment process and the channel length defined by the nanowire diameter. The physical assembly of the nanowire gate preserves the high carrier mobility in graphene, and the selfalignment process ensures that the edges of the source, drain and gate electrodes are automatically and precisely positioned so that no overlapping or significant gaps exist between these electrodes, thus minimizing access resistance. It therefore allows for transistor performance not previously possible. Graphene transistors with a channel length as low as 140 nm have been fabricated with the highest scaled on-current (3.32 mA mm 21 ) and transconductance (1.27 mS mm 21 ) reported so far. Significantly, on-chip microwave measurements demonstrate that the self-aligned devices have a high intrinsic cut-off (transit) frequency of f T 5 100-300 GHz, with the extrinsic f T (in the range of a few gigahertz) largely limited by parasitic pad capacitance. The reported intrinsic f T of the graphene transistors is comparable to that of the very best high-electron-mobility transistors with similar gate lengths 10 . 11) ), graphene has significant potential for high-speed electronics to offer excellent radio-frequency characteristics with very high cut-off frequency (f T ). Importantly, recent studies have demonstrated graphene transistors operating in the gigahertz regime [12] [13] [14] [16] [17] [18] with a record of f T 5 100 GHz (ref. 13 ). However, the reported radio-frequency performance so far is still far from the potential that the graphene transistors may offer, and is primarily limited by two adverse factors in the device fabrication process.
The first limitation is associated with the severe mobility degradation resulting from the graphene-dielectric integration process, which introduces substantial defects into pristine graphene lattices 20, 23 . To overcome this, we have recently developed a strategy to integrate high-quality, high-dielectric-constant dielectrics with graphene using a physical assembly approach without introducing any appreciable defects into the graphene lattices, and have demonstrated top-gated graphene transistors with carrier mobilities exceeding 20,000 cm 2 V 21 s 21 (refs 24-26) . Another limitation of the top-gated graphene transistors reported until now is the large access resistance due to non-optimum alignment of the source, drain and gate electrodes, which can have particularly adverse effects on short-channel devices. With decreasing channel length, there is an increasing demand for a more precise device fabrication process. In state-ofthe-art silicon metal-oxide-semiconductor field-effect transistor (MOSFET) technology, a self-aligned gate structure is used to ensure that the edges of the source, drain and gate electrodes are precisely positioned so that no overlapping or significant gaps exist between them. However, these conventional dielectric integration and device fabrication processes cannot be readily used for graphene-based electronics, as many of them can lead to significant damage to the monolayer of graphene lattices, resulting in severe performance degradation.
Here we report a new strategy to fabricate graphene transistors using a Co 2 Si-Al 2 O 3 core-shell nanowire as the self-aligned top-gate (Fig. 1) . To make the device, graphene flakes were first mechanically peeled onto a highly resistive silicon substrate (.18,000 V cm) with a 300-nm-thick layer of thermal silicon oxide. The Co 2 Si-Al 2 O 3 coreshell nanowires were aligned on top of the graphene through a physical dry transfer process [24] [25] [26] , followed by electron-beam lithography, buffered oxide etching to remove the Al 2 O 3 shell and expose the Co 2 Si core, and a metallization (titanium (70 nm)/gold (50 nm)) process to define the external source, drain and gate electrodes. A thin layer of platinum (10 nm) was then deposited on top of the graphene across the Co 2 Si-Al 2 O 3 core-shell nanowire, such that the nanowire separates the platinum thin film into two isolated regions that form the self-aligned source and drain electrodes precisely positioned next to the nanowire gate. In this device, the Co 2 Si-Al 2 O 3 core-shell nanowire defines the channel length, with the 5-nm Al 2 O 3 shell functioning as the gate dielectrics, the metallic Co 2 Si core functioning as the local top gate and the self-aligned platinum thin-film pads functioning as the source and drain electrodes (Fig. 1 ). The Co 2 Si nanowires were synthesized through a chemical vapour deposition process 27 , with diameters typically in the range of 100-300 nm and lengths of around 10 mm (Fig. 2a) . The composition of the Co 2 Si was characterized by energy-dispersive X-ray spectroscopy (Supplementary Fig. 1 ). The Co 2 Si-Al 2 O 3 core-shell nanowires were grown through atomic layer deposition (ALD) of Al 2 O 3 on the Co 2 Si nanowires with controlled thickness. The relative dielectric constant of the deposited Al 2 O 3 is determined to be ,7.5 on the basis of capacitance-voltage measurements using a planar metal/Al 2 O 3 /Si control structure. Transmission electron microscopy (TEM; Fig. 2b (Fig. 2c) , with a 180-nmdiameter, 3-mm-long Co 2 Si nanowire having a resistance close to 527 V and an estimated resistivity of 437 mV cm. Our measurements of over ten nanowires give a resistivity range of 200-500 mV cm, consistent with a previous report 27 . The low resistance of the Co 2 Si nanowires is particularly important for them to function as effective gate electrodes for radio-frequency graphene transistors. Figure 3a shows a SEM image of a self-aligned graphene transistor and an optical microscope image of the overall device layout (Fig. 3a,  inset) . The cross-sectional SEM image of a typical device shows that the self-aligned platinum thin-film source and drain electrodes are well separated by the nanowire gate and are precisely positioned next to the nanowire gate (Fig. 3b) , demonstrating that the self-alignment process can be used to effectively integrate graphene with a nanowire gate and nearly perfectly positioned source and drain electrodes.
Before the formation of the self-aligned platinum source and drain electrodes, we measured the transfer characteristics: drain-source current (I ds ) versus the top-gate voltage (V TG ) applied by the local nanowire gate. The I ds -V TG plot shows that the graphene transistor can be modulated by the local nanowire gate, switching from the hole branch to the electron branch within a 21 V to 13 V range (Fig. 3c) . This demonstrates that the Co 2 Si-Al 2 O 3 core-shell nanowire can indeed function as an effective local gate for the graphene transistors. However, the gate modulation is less than 10%, which is smaller than the typical values (around 50%) observed in graphene transistors at room temperature (25 uC) . This difference can be attributed to the large access resistance due to the relatively small size of the gated area in comparison with the entire graphene channel.
The formation of the self-aligned source and drain electrodes allows precise positioning of the source-drain edges with the gate edges, and thus substantially reduces the access resistance and improves the performance of the graphene transistor. Before characterizing the transistor (red) the deposition of the self-aligned platinum source and drain electrodes, highlighting how the self-alignment process increases the peak transconductance by a factor of .60. g, Two-dimensional plot of the device conductance for varying V BG and V TG biases for the self-aligned device. h, The top-gate Dirac point V TG_Dirac at different V BG biases, from which we can derive C TG /C BG < 38.
properties of the self-aligned devices, we first tested the gate leakage across the Co 2 Si-Al 2 O 3 -graphene gate stack. The gate tunnelling leakage current (I gs ) from the Co 2 Si-Al 2 O 3 core-shell nanowire to the underlying graphene is negligible within the gate voltage range of 63 V (Supplementary Fig. 3 ). This measurement demonstrates that the 5-nm Al 2 O 3 dielectrics can function as an effective gate insulator for top-gated graphene transistors and afford the high gate capacitance that is critical to high transconductance.
Importantly, the I ds -V TG transfer curve measured for a self-aligned device shows a current modulation of about 42% (Fig. 3d) , which is comparable to the typical values observed in long-channel graphene transistors and suggests that the access resistance in this ultrashortchannel device is greatly reduced through the self-alignment process. The hysteresis of I ds -V TG is about 0.02 V under ambient conditions ( Supplementary Fig. 4 ), demonstrating the relatively clean nature of the graphene-dielectric interface. Figure 3e shows the I ds -V ds output characteristics at various gate voltages. The device can deliver a maximum scaled on-current of 3.32 mA mm 21 at V ds 5 21 V and V TG 5 21 V (Fig. 3d) . The transconductance, g m 5 jdI ds /dV g j, can be extracted from the I ds -V TG curve (Fig. 3f) . A peak scaled transconductance of 0.02 mS mm 21 is obtained at V ds 5 21 V for the device before the deposition of the self-aligned source and drain electrodes. Significantly, with the self-aligned source and drain electrodes, the peak scaled transconductance at V ds 5 21 V reaches 1.27 mS mm 21 , a .60-fold improvement over the non-self-aligned device. This study shows that the self-alignment process is critical to ensure high transistor performance in the short-channel devices. To our knowledge, the scaled on-current and transconductance values obtained here are the highest values reported so far in bulk graphene transistors [11] [12] [13] [15] [16] [17] 28 . Higher transconductance was only observed previously in graphene nanoribbon transistors with much larger gate capacitance 25 .
To characterize the gate capacitance, we measured the device conductance as a function of both V TG and back-gate bias (V BG ) (Fig. 3g) . From these measurements, we can obtain Dirac-point shifts in the top-gated configuration as a function of the applied V BG (Fig. 3h) , which gives the ratio between the top-gate and back-gate capacitances, C TG /C BG < 38. For a back-gate capacitance of C BG 5 11.5 nF cm 22 , the top-gate capacitance is estimated to be C TG 5 437 nF cm 22 (refs 11 and 24) , which is consistent with the result, C TG < 394 nF cm
22
, obtained from finite-element calculations (Supplementary Fig. 5) .
The above discussions show that our self-aligned nanowire gate can be used to fabricate graphene transistors with unprecedented d.c. performance. An important benchmark of the transistor radiofrequency performance is the cut-off (transit) frequency, f T . To assess the radio-frequency characteristics of our self-aligned transistors, onchip microwave measurements were carried out in the range of 50 MHz-30 GHz using an Agilent 8722ES network analyser. Owing to the extremely small dimensions of our devices, the gate capacitance of our device is typically about two orders of magnitude smaller than the parasitic pad capacitance. To accurately determine the intrinsic f T values requires careful de-embedding procedures (Methods) 13, 14, 17 . Figure 4a shows the jh 21 j current gain derived from the measured scattering parameters at V TG 5 1 V and V ds 5 21 V. It has the typical 1/f frequency dependence expected for an ideal field-effect transistor, yielding an f T of 300 GHz. We also verified f T data using Gummel's approach 29 , in which the extracted f T is identical to the aforementioned value (Fig. 4a, inset) . This extracted f T value is also consistent with the projected value (323 GHz) calculated using the well-known relation f T 5 g m /(2pC g ) established for conventional field-effect transistors 30 . The speed of our self-aligned graphene device is the highest in all graphene devices reported so far [12] [13] [14] [16] [17] [18] . Furthermore, it is about twice as fast as the best silicon MOSFETs of comparable sizes (for example about 150 GHz for a 150-nm silicon MOSFET) and is similar in speed to the best InP high-electron-mobility transistors and GaAs metamorphic high-electron-mobility transistors with similar channel lengths 10 . Figure 4b , c further shows the results obtained from another two self-aligned graphene transistors with 182-nm and 210-nm nanowire gates, for which f T 5 168 and 125 GHz, respectively.
It should be noted that the high intrinsic f T values reported here are obtained after careful de-embedding procedures using the exact contact pad layout. Without de-embedding procedures, the extrinsic f T values (2.4, 1.9 and 1.6 GHz) for the three devices described above are substantially lower (Supplementary Fig. 6 ), owing largely to the large ratio between the parasitic and gate capacitances. The large intrinsic f T / extrinsic f T ratios (125, 88 and 78) call for further scrutiny and validation of our de-embedding procedures. To this end, we have carefully analysed the second device to extract all device component values based on the equivalent circuit and scattering-parameter measurements ( Supplementary Fig. 7 ). The device component values (including parasitic capacitance, gate capacitance, transconductance and so on) derived from the radio-frequency measurements are consistent with those obtained from the d.c. measurements or electrostatic simulations (Supplementary Tables 1 and 2 ). In particular, this analysis confirms that the difference between the intrinsic and the extrinsic f T can be primarily attributed to the large ratio between the parasitic pad capacitance and the gate capacitance. By redesigning the device layout to reduce the parasitic capacitance, we can significantly reduce the parasitic capacitance/gate capacitance ratio and, hence, the intrinsic f T /extrinsic f T ratio (Supplementary Fig. 8 ). These studies unambiguously validate our de-embedding procedures.
The unprecedented transistor performance achieved in the selfaligned devices should open exciting opportunities in high-speed, high-frequency electronics. With further optimization of large-area graphene growth, nanowire assembly or a soft lithography process to precisely control the dimension and location of the self-aligned gate, large arrays of self-aligned high-speed graphene transistors or circuits could be produced.
METHODS SUMMARY
We synthesized the nanowires and fabricated the transistors as described in the main text. The d.c. electrical transport studies were conducted with a probe station at room temperature (25 uC) under ambient conditions with a computer-controlled analogue-to-digital converter. The on-chip microwave measurements were carried out in the 50 MHz-30 GHz range using an Agilent 8722ES network analyser. The measured scattering parameters were de-embedded using specific 'short' and 'open' structures with identical layouts, excluding the graphene channel, to remove the effects of the parasitic capacitance, resistance and inductance associated with the pads and connections. The 'through' calibration was done with the exact pad layout with the gate shorted to the drain, and the 'load' calibration was done with the standard calibration pad layout.
